Design And Construction Of A False Triggering Eliminator For Timer 555
This research work on “Design And Construction Of A False Triggering Eliminator For Timer 555” is available in PDF/DOC. Click the below button to request or download the complete material
ABSTRACT
Normally, false triggering of timer IC 555 takes place during power on, resulting in unwanted output, which starts the timer’s time cycle. The circuit becomes inefficient especially when the load has to be energised only when desired. This work is on a simple false triggering eliminator circuit for timer 555. The circuit is wired in monostable mode and grounded via N/O contact of RL(b) as well as switch S2. When power switch S1 is switched on, the circuit will not be grounded until switch S2 is momentarily pressed.
TABLE OF CONTENTS
TITLE PAGE
APPROVAL PAGE
DEDICATION
ACKNOWLEDGEMENT
ABSTRACT
TABLE OF CONTENT
CHAPTER ONE
1.0 INTRODUCTION
1.1 BACKGROUND OF THE PROJECT
1.2 AIM OF THE PROJECT
1.3 OBJECTIVE OF THE PROJECT
1.4 SIGNIFICANCE OF THE PROJECT
1.5 PURPOSE OF THE PROJECT
1.6 APPLICATION OF THE PROJECT
1.7 ADVANTAGES OF THE PROJECT
1.8 PROBLEM/LIMITATION OF THE PROJECT
1.9 PROJECT ORGANISATION
CHAPTER TWO
2.0 LITERATURE REVIEW
2.1 REVIEW OF RELATED STUDIES
2.2 REVIEW OF RELATED TERMS
CHAPTER THREE
3.0 CONSTRUCTION METHODOLOGY
3.1 SYSTEM CIRCUIT DIAGRAM
3.2 SYSTEM OPERATION
3.3 CIRCUIT DESCRIPTION
3.4 SYSTEM CIRCUIT DIAGRAM
3.5 CIRCUIT OPERATION
3.6 IMPORTANCE AND FUNCTION OF THE MAJOR COMPONENTS USED IN THIS CIRCUIT
3.7 POWER SUPPLY UNIT
CHAPTER FOUR
RESULT ANALYSIS
4.0 CONSTRUCTION PROCEDURE AND TESTING
4.1 CASING AND PACKAGING
4.2 ASSEMBLING OF SECTIONS
4.3 TESTING
4.4.1 PRE-IMPLEMENTATION TESTING
4.4.2 POST-IMPLEMENTATION TESTING
4.5 RESULT
4.6 COST ANALYSIS
4.7 PROBLEM ENCOUNTERED
CHAPTER FIVE
5.1 CONCLUSION
5.2 RECOMMENDATION
5.3 REFERENCES
False Triggering Eliminator Circuit
The circuit is wired in monostable mode and grounded via N/O contact of RL(b) as well as switch S2. When power switch S1 is switched on, the circuit will not be grounded until switch S2 is momentarily pressed. To provide the triggering pulse to the timer at pin 2, press switch S2 momentarily.
False Triggering Eliminator Circuit for Timer 555
To activate the relay for operating the load, switch on the power to the circuit by pressing switch S1 and then S2 momentarily. The resulting output at pin 3 goes high and energises relay RL to operate the load. Now after momentarily pressing S2, the circuit remains on as GND gets connected to N/O contact of RL(b). At the same time, pin 2 is disconnected from N/C contact of RL(b), which prevents further triggering.
The time period of relay energisation (approximately 3 minutes) can be easily changed by changing the values of resistor R1 and capacitor C1 according to the requirement to operate the load. At the end of the cycle, the relay gets de-energised and the circuit becomes ungrounded again.
A 150–300 word synopsis of the main objectives, methods, findings, and conclusions of the Design And Construction Of A False Triggering Eliminator For Timer 555 should be included in the abstract.
Every chapter, section, and subsection in the research work should be listed in the Table of Contents, including the page numbers that correspond to each one.
The background, research question or hypothesis, and objective or aim of the Design And Construction Of A False Triggering Eliminator For Timer 555 should all be presented in the introduction, which is the first section.
A survey of previously conducted research on Design And Construction Of A False Triggering Eliminator For Timer 555 should be included in the literature review, together with an overview of the main conclusions, a list of any gaps, and an introduction to the current study.
The conclusion part should address the implications of the study, provide an answer to the research question and summarize the key findings.
The reference of Design And Construction Of A False Triggering Eliminator For Timer 555, which should be formatted following a particular citation style (such as APA, MLA, or Chicago), is a list of all the sources cited in the title.
Other important sections of the Design And Construction Of A False Triggering Eliminator For Timer 555 should include the Title page, Dedication, Acknowledgments, Methodology, Results, Discussion, Appendices, Glossary, or Abbreviations List where applicable.